 IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 1, No. 2, 1993, pp 191-202. [12] Michael Weeks, Magdy Bayoumi, "3-D Discrete Wavelet Transform Architectures, " IEEE Int. Symposium on Circuits and Systems (ISCAS "98), Monterey, California,...  Logic-timing Simulation and the Degradation Delay Model - Side 252af Manuel J. Bellido, Jorge Juan Chico, Manuel Valencia - 2006 - 267 siderBegrænset visning - Om denne bog
 | Luca Benini, Giovanni DeMicheli - 1997 - 256 sider
...[roy93] K. Roy and S. Prasad, "Circuit activity based logic synthesis for low power reliable operations," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 1, no. 4, pp. 503-513, Dec. 1993. [royn93] S. Roy and II. Narayanan, "Application of the principal partition... | |
 | Reiner W. Hartenstein, Andres Keevallik - 1998 - 808 sider
...approach is of sufficient accuracy. References 1. Gupta, S., Najm, FN: Power Modeling for High-Level Power Estimation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 8, No. 1, (2000) 18—29 2. Theoharis, S., Theodoridis, G., Soudris, D., Goutis, C.: Accurate Data... | |
 | Eduard Cerny - 1998 - 240 sider
...[59] HF Jyu, S. Devadas and KW Keutzer, "Statistical Timing Analysis of Combinational Logic Circuits," IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 1, No. 2, June 1993, pp. 126-137. [60] Jaffar and JL Lassez, "Constraint Logic Programming," Proceedings of... | |
| |
